

(12) UK Patent Application (19) GB (11) 2 319 395 (13) A

(43) Date of A Publication 20.05.1998

(21) Application No 9724413.1

(22) Date of Filing 18.11.1997

(30) Priority Data

(31) 60031051

(32) 18.11.1996

(33) US

(71) Applicant(s)

International Rectifier Corporation

(Incorporated in USA - Delaware)

233 Kansas Street, El Segundo, California 90245,
United States of America

(72) Inventor(s)

Daniel M Kinzer

(74) Agent and/or Address for Service

Marks & Clerk

57-60 Lincoln's Inn Fields, LONDON, WC2A 3LS,
United Kingdom

(51) INT CL⁶

H01L 21/328 29/70 // H01L 21/331 21/332 29/739
29/749

(52) UK CL (Edition P)

H1K KAAG KABF K1AA9 K1AB9 K1CA K4C14 K9D1
K9E K9N2 K9R2

(56) Documents Cited

EP 0744769 A2

(58) Field of Search

UK CL (Edition O) H1K KAAG KABF KCAC KCAV
INT CL⁶ H01L

(54) MOS-gated semiconductor device

(57) An MOS-gated power semiconductor device such as an IGBT or MOS-gated thyristor is formed by a process that uses a reduced number of masking steps and minimizes the number of critical alignments. A first photolithographic masking step defines the body 30 or channel region and the source region 50,51 of each of the cells. A second photolithographic step is aligned to a small central area above the source region of each of the cells or strips, the only critical alignment in the process, and is used to define openings in a protective oxide layer 61 which, in turn, masks the etching of depressions in the substrate surface and the formation of a contact region. An isotropic etch undercuts the protective oxide to expose shoulders at the silicon surface of the chip which surround the etched holes. A conductive layer 84 fills the holes and thus contacts the underlying body regions and overlaps the shoulders surrounding the source regions at the silicon surface. The conductive layer is sintered at a temperature that is sufficiently high to achieve low contact resistance between the metal and body regions but is low enough to be tolerated by the conductive layer.




FIG. 5




FIG. 1

13




FIG. 2




FIG. 3







FIG. 4



P-CHANNEL MOS GATED DEVICE WITH BASE IMPLANT THROUGH THE
CONTACT WINDOW AND PROCESS FOR MANUFACTURE THEREOF

5 The present invention relates to semiconductor devices and, more specifically, to MOS gate controlled reference (MOS-gated) semiconductor devices formed using a reduced number of masking steps with only a minimal number of critical alignments.

10 MOS-gated devices are well-known in the art and include devices such as the MOS-gated devices described in Taiwanese Patent No. 80047 issued December 3, 1996. These devices include power MOSFETs, MOS-gated thyristors, insulated gate bipolar transistors (IGBTs), gate turn-off devices and the like.

15 The manufacturing processes for such devices typically include a number of lithographic masking steps which include critical mask alignment steps. Each of these critical alignment steps add manufacturing time and expense as well as provide possible sources of device defects.

20 It is therefore desirable to minimize the number of critical alignments necessary as well as reduce the number of masking steps to improve the manufacturing yield and reduce the manufacturing cost.

The present invention provides a novel process for the manufacture of P-channel MOS-gated power devices by forming P-channel device cells using only three or
5 four mask steps with only one critical alignment at the contact mask step.

A gate oxide layer and a polysilicon layer are formed atop a P- silicon substrate. A first
10 photolithographic masking step defines an N-type body or channel region of each of the cells or strips of the device as well as a P+ source region disposed within the N-type body region of the MOSFET cell.

A second photolithographic masking step is then employed which is aligned to a small central area above
15 the P+ regions of each of the cells or strips of the device. An anisotropic oxide etch forms openings in a protective oxide layer covering the device which reach the surface of the silicon. An anisotropic silicon etch follows which causes a shallow hole in the surface of the
20 silicon centered on the P+ regions. The hole is deep enough to cut through the P+ regions and reach the underlying N-type channels or body regions. The alignment of the second mask, which is the contact mask, is the only critical alignment in the process.

A heavy base contact implant is carried out
25 through the contact window after the hole has been etched in the silicon but before metal is deposited on the wafer. This heavy base contact implant is then followed by an isotropic etch which undercuts the protective oxide
30 above the gate oxide to expose shoulders at the silicon surface of the chip which surround the etched openings into the N+ cell regions.

Thereafter, a conductive layer, which may be metal, is deposited over the surface and fills the holes through the P+ region, thereby contacting the underlying N body regions and overlaps the shoulders surrounding the P+ source regions at the silicon surface. Consequently, a good contact is made to the P+ source and to the underlying N region. Note that this contact between the N underlying body region and the P+ source region is desirable in order to short circuit the parasitic transistor which inherently appears in each cell structure of a MOS gated device.

A third mask is used to pattern the metal, followed by a sinter and backside metallization. No anneal is required prior to metallization because the sinter temperature is sufficiently high to activate enough dopant to achieve low contact resistance between the metal and body regions but is low enough to be tolerated after the metal is deposited.

Other features and advantages of the present invention will become apparent from the following description of exemplary embodiments of the invention which refers to the accompanying drawings; in which:

Figure 1 is a cross-sectional view of a portion of a chip within a silicon wafer after a gate oxide layer and a polysilicon layer have been formed thereon and after a first photoresist layer is deposited atop the polysilicon layer and patterned;

Figure 2 shows the structure of Figure 1 after openings have been formed in the gate oxide and polysilicon layers, lightly doped N regions and P+ regions have been formed in the openings, a low

temperature oxide (LTO) layer deposited, a second photoresist layer deposited and patterned, the LTO layer etched, and an the silicon anisotropically etched to form a depression through the P+ region;

5 Figure 3 shows the structure of Figure 2 after an N+ implant into the openings in the silicon;

 Figure 4 shows the structure of Figure 3 following an isotropic etch which undercuts the LTO layer;

10 Figure 5 shows the structure of Figure 4 following the stripping of the second photoresist layer and the deposition of a source contact metal layer;

 Figure 6 is a cross sectional view of another embodiment of the present invention showing a portion of
15 a chip after a field oxide layer has been formed thereon and patterned, and after the subsequent deposition of a gate oxide layer and a polysilicon layer; and

 Figure 7 shows the structure of Figure 6 after the patterning and etching of the polysilicon layer.

20 The following description of the preferred embodiments of the invention describes the manufacture of a P channel power MOSFET device. However, any suitable modification to the junctions can be employed to use the
25 same process for the manufacture of other P channel MOS-gated devices, such as an IGBT or a MOS-gated thyristor.

 The topology of the devices is preferably that of hexagonal cells. However, it will be apparent to those skilled in the art that the process is equally
30 applicable to cells having any polygonal structure such as square or rectangular cells, whether offset or in a line, as well as to interdigitated structures.

Referring first to Figure 1, there is shown a portion of a wafer or chip which has a repetitive structure. Only a few of the elements are shown in cross-section. The wafer may be of any desired size and will be diced into a plurality of chips. In this description, the terms "chip" and "wafer" are sometimes interchanged.

Figure 1 shows a wafer having an P- body 30 formed of monocrystalline silicon. Preferably, the P-body 30 is an epitaxially formed layer grown atop a P+ substrate (not shown). A drain (or anode) contact may be connected to the P+ substrate and may be available for connection at either surface of the chip.

The first step in the process of the invention is the formation of an insulation layer 31 atop the P-body 30. The insulation layer 31 may be thermally grown silicon dioxide and may have a thickness of from 100 to 1,500 angstroms.

A layer of polysilicon 32 is then deposited atop the oxide layer 31 and has a thickness of, for example, of 7500 angstroms. The polysilicon layer may be formed in any desired manner but, preferably, is deposited and then heavily doped with implanted arsenic or by a subsequent CVD doping step.

After the deposition of the polysilicon layer 32, a suitable first photoresist layer 33 is then formed atop the polysilicon layer and patterned by an appropriate photolithographic mask step to form openings in the photoresist to the surface of the polysilicon layer 32. The polysilicon layer is then etched by a subsequent anisotropic etch which forms corresponding openings down to the gate oxide layer shown in Figure 2. Preferably, the polysilicon side walls should be as

nearly vertical as possible to accurately define the subsequent implant steps.

5 Thereafter, the underlying exposed gate oxide layer may be removed with an isotropic wet etch or with an anisotropic etch. However, it is also possible to leave the gate oxide intact at this step and then do the subsequent implant steps with a sufficiently high energy to penetrate the thin gate oxide.

10 The above anisotropic and isotropic etches used are well-known to those of ordinary skill in the art and any appropriate etch process can be selected for these steps.

15 Thereafter, the photoresist layer is stripped, and a relatively light dose of arsenic or phosphorus is implanted through the openings in the polysilicon layers and into the exposed silicon. Following the implant, the N type implants are driven in to form channel regions 40 and 41. The values of the implant dose and energy and the drive time and temperature are determined based on
20 the desired depth and distribution of the channel regions as would be known in the art.

25 A relatively high P⁺ dose of boron is then implanted through the openings in the polysilicon layer to subsequently form the source regions 50 and 51. A diffusion step may then follow.

30 Thereafter, and as shown in Figure 2, a layer of low temperature oxide (LTO) 60 is deposited atop the surface of the wafer at a thickness of about 6,000 to 8,000 angstroms. After the deposition of the LTO layer 60, the P⁺ region 50 and 51 are driven in. The values at the P⁺ implant energy and dose and its drive time and temperature are also selected to attain a shallower depth than and be surrounded by the N-type channel regions. By

doing the drive after the deposition of the LTO layer 60, the LTO layer will also densify under the drive conditions.

5 It will be noted that this operation has produced annular channel regions 55 and 56 for the two cells which are shown. These channel regions underlie respective segments of the polysilicon layer 32, which defines the polysilicon gate for each cell, and are invertible upon the connection of a gate potential to the
10 polysilicon layer 32. The polysilicon layer 32 will have a lattice configuration between the cells if the cells are of a polygonal structure. This lattice will, at its sides or edges, overlies the underlying channel regions within the cells.

15 Thereafter, and as shown in Fig. 2, a second photoresist layer 61 is applied atop the LTO layer 60 and is patterned by a second mask step to form well aligned small central openings which are located at the axis of each of the individual cells or along the length of
20 strips if an interdigitated geometry is used. This is the only critical alignment step in the process. If a cellular structure is used, the openings in the photoresist 61 have a diameter of about 1.5-2 microns. This dimension depends on the photolithography process and metal-silicon contact system. After the formation of
25 the openings in the photoresist, the LTO layer 60 is etched by an anisotropic oxide etch to open a central opening which reaches the silicon surface.

30 Then, another anisotropic etch into the exposed silicon surface forms holes 70, 71 that penetrate the P+ regions 50, 51 and reach the N regions 40, 41 for each cell. Because of the LTO layer, the holes or depressions

formed in the silicon surface have a smaller diameter than that of the openings in the polysilicon.

5 Thereafter, as Figure 3 shows, a dose of $5E14$ or greater of arsenic or phosphorus is implanted into the silicon substrate exposed by the etching of the holes to form N+ base regions 75, 76 in the N type regions 40, 41. The implant is carried out at an energy of about 80 keV.

10 Thereafter, and as shown in Fig. 4, the silicon wafer is exposed to an isotropic wet etch which undercuts the LTO and gate oxide, if present, back to diameters 82 and 83. The etch exposes, for a hexagonal or polygonal cell, a shoulder of the surface of the silicon chip which extends around openings 70 and 71.

15 In a preferred embodiment of the invention, the wet etch forming the undercut in the LTO and gate oxide is a wet 6 to 1 buffered oxide etch for 1-5 minutes. This wet etch creates a shoulder of about .1-.5 microns in width, which is sufficient to make a low resistance contact to the source region.

20 Thereafter, and as seen in Fig. 5, the photoresist 61 is stripped and a source contact metal 84, such as aluminum is deposited over the full surface of the device. The contact metal will fill in the openings 70 and 71 and will overlie the exposed silicon shoulders
25 formed by the undercuts 82 and 83 in Figs. 9 and 10. Thus the source metal 84 automatically connects the underlying N regions 40, 41 to the P⁺ regions 50, 51 to make the intentional short between the N and the P⁺ regions in each cell.

30 After its deposition, the metal layer 84 is then sintered at about 425-450°C. The temperature of the sinter is sufficiently high to activate enough of the dopants in the N+ base regions 75, 76 so that no anneal

is needed after the N+ base implant. The sinter temperature is also low enough to be tolerated by the deposited metal layer 84.

5 A third photoresist layer (not shown) may then be applied atop the contact metal layer and is patterned by a third photolithographic step to define a gate bus and the source contact electrode. The alignment of the third photolithographic step to the wafer is not critical. After the photoresist layer is patterned, the
10 metal layer may then be etched by an anisotropic etch.

A drain (or anode) contact 90 may also be connected to the substrate and may be available for connection at either surface of the chip. If the device is an IGBT, a thin P+ buffer layer and N+ bottom layer is
15 included in the bottom of a wafer structure in the conventional manner.

According to an alternative aspect of the invention, a field oxide layer 120, shown in Figs. 6 and 7, may be formed atop the P- body 30 prior to the
20 formation of the gate oxide layer. A photoresist layer is deposited atop the field oxide and then patterned as an initial photolithographic mask step to form openings in the field oxide layer. The exposed portions of the field oxide are then etched away to expose the active
25 device areas. The gate oxide insulation layer 131 is then grown atop the active device areas, and the polysilicon layer 132 is then deposited over the gate oxide and field oxide layers. Openings are then formed in both the polysilicon that is atop the gate oxide
30 insulation layer as well as in the polysilicon atop the gate oxide. The device may then be processed in the manner described above.

In this embodiment, the etching of the metal layer also forms a gate bus which contacts the polysilicon atop the field oxide.

5 Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only
10 by the appended claims.

CLAIMS:

1. A process for fabricating a semiconductor device, said process comprising the steps of:

forming a layer³¹ of gate insulation material atop a silicon substrate of one conductivity type;

5 depositing a layer³¹ of polysilicon atop said layer of gate insulation material;

patterning and etching away selected regions of said polysilicon layer to form a plurality of spaced openings therein;

10 introducing impurities of another conductivity type, which is of opposite conductivity type to said one conductivity type, into surface regions of said silicon substrate located beneath said openings in said layer of polysilicon to form first diffused regions;

15 introducing impurities of said one conductivity type into said surface regions of said silicon substrate to form second diffused regions;

depositing an overlaying insulation layer;

20 patterning and etching away portions of said overlaying insulation layer, thereby leaving a remaining portion of said overlaying insulation layer that forms vertical sidewall spacers along sidewalls in each of said openings in said layer of polysilicon and which exposes a centrally located portion of each of said surface regions of said silicon substrate;

25 etching depressions in said portion of said surface regions of said silicon substrate to a depth greater than the depth of said second diffused regions;

30 introducing impurities of said another conductivity type into said portion of said surface regions of said silicon substrate to form third diffused regions; said second diffused regions having a final

depth that is less than that of said third diffused regions and a final width that is wider than that of said third diffused regions, said first diffused regions^{75,76} extending deeper and wider than and having a lower concentration than that of said third diffused regions;

etching said sidewall spacers to form undercut portions in said overlaying insulation layer that expose further portions of said surface regions of said silicon substrate which surround said depressions;

depositing a conductive layer;⁸⁰
patterning and etching away portions of said conductive layer to form at least one source contact,^{50,51}
which contacts said second diffused regions^{75,76} at upper regions of said depressions and contacts said third diffused regions at the bottom of said depressions, and at least one gate contact.

2. The process of claim 1 wherein said steps of introducing impurities of said one and another conductivity types includes implanting said impurities into said silicon substrate through said layer of gate insulation material.

3. The process of claim 1 wherein said step of introducing impurities of said one conductivity type includes etching away portions of said gate insulation material located beneath said openings in said polysilicon layer, and then implanting said impurities into said surface regions of said silicon substrate.

4. The process of any one of claims 1 to 3 wherein said one conductivity type is P-type and said other conductivity type is N-type.

5. The process of any one of claims 1 to 4 further comprising the step of thermally treating said conductive layer by sintering said conductive layer at about 425-450°C which activates said impurities of said third diffused regions.

6. The process of any one of the claims 1 to 5 further comprising the steps of: forming a layer of field insulation material atop said silicon substrate; and patterning and etching away at least one selected region of said layer of field insulation material to form at least one opening in said layer of field insulation material and at least one remaining portion; wherein said layer of gate insulation material is formed atop said silicon substrate in said at least one opening in said layer of field insulation material, said layer of polysilicon is deposited atop said remaining portion of said layer of field insulation material and atop said layer of gate insulation material, and said selected regions of said first overlaying insulation layer are etched away to form a plurality of first spaced openings therein which are atop said layer of gate insulation material and a plurality of second spaced openings therein which are atop said layer of field insulation material.

7. A semiconductor device comprising:
a layer of gate insulation material formed atop a silicon substrate of one conductivity type;
a layer of polysilicon formed atop said layer of gate insulation material and having a plurality of spaced openings therein;
first diffused regions of impurities of another conductivity type, which is of opposite conductivity type to said first conductivity type, formed in surface

10 regions of said silicon substrate that are located
beneath said openings in said layer of polysilicon;
second diffused regions of impurities of said
one conductivity type formed in said surface regions of
said silicon substrate;
15 an overlaying insulation layer having a
plurality of vertical sidewall spacers formed along
sidewalls in each of said openings in said layer of
polysilicon which surround a centrally located portion of
each of said surface regions of said silicon substrate;
20 a plurality of depressions formed in said
portion of said surface regions of said silicon substrate
and having a depth greater than the depth of said second
diffused regions;
third diffused regions of said another
25 conductivity type formed in said portion of said surface
regions of said silicon substrate; said second diffused
regions having a final depth that is less than that of
said third diffused regions and a final width that is
wider than that of said third diffused regions, said
30 first diffused regions extending deeper and wider than
and having a lower concentration than that of said third
diffused regions;
a portion of said vertical sidewall spacers of
said overlaying insulation layer being removed to expose
35 further regions of said silicon substrate which surround
said depressions; and
a conductive layer that forms at least one gate
contact and forms at least one source contact that
contacts said second diffused regions at upper portions
40 of said depressions and said third diffused regions at
the bottom of said depressions so that said polysilicon

layer and said second and third diffused regions are electrically connected.

8. The device of claim 7, wherein said one conductivity type is P-type and said another conductivity type is N-type.

9. The device of claim 7 or claim 8, further comprising:
a layer of field insulation material formed atop said silicon substrate and having at least one opening therein and at least one remaining portion; and a layer of gate insulation material formed atop said silicon substrate in said at least one opening in said layer of field insulation material; wherein said layer of polysilicon is formed atop said remaining portion of said layer of field insulation material and has a plurality of first spaced openings therein which are atop said layer of gate insulation material and a plurality of second spaced openings therein which are atop said layer of field insulation material.

10. The device of any one of the claims 7 to 9, further comprising a further contact formed on a bottom surface of said silicon substrate.

11. A process for fabricating a semiconductor device substantially as herein described with reference to the accompanying drawings.

12. A semiconductor device substantially as herein described with reference to the accompanying drawings.

CONFIDENTIAL (P) .111



The
**Patent
Office**

16

Application No: GB 9724413.1
Claims searched: All

Examiner: C.D.Stone
Date of search: 17 February 1998

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.P): H1K(KAAG,KABF,KCAC,KCAV)

Int CI (Ed.6): H01L

Other:

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A	EP 0744769 A2 SAMSUNG	

DOCKET NO: MUH-12728

SERIAL NO: _____

APPLICANT: H. Weber et al.

LERNER AND GREENBERG P.A.

P.O. BOX 2480

HOLLYWOOD, FLORIDA 33022

TEL. (954) 925-1100

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.